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Abstract 
The pulse generating circuit, frequency division circuit, decoding circuit, signal driving circuit and DMA circuit are 
designed in the microcomputer principle experiment device  with the FPGA part,  It is realized that the interface is 
switched the existing interface chip and the FPGA with jump line and plug in line. 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Harbin University 
of Science and Technology. 
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1. Introduction 
The experiment test development and the expansion of the board based on simple experiment system 
control board are needed. In view of China's college engineering specialty in automatic control, 
microcomputer principle and single-chip microcomputer, electromechanical integration course of 
experiment teaching requirements and design experimental board should satisfy the following 
requirements.  1. In general on the circuit structure of the original structure, and keep the teaching 
contents related interface experimental reserved. Students can still finish the original interface 
programming experiment. 2. In the practicability and make some interesting improvement, in order to 
avoid the original middle school students feel boring. The new experiments on board to specific places, 
and more attachment of freedom, students don't have to increase completely according to the instructions 
of the step-by-step attachment and programming. At the same time, add some of the components, such as 
such as buzzer to experiment has become more vividly. 3 for further in-depth study of the desire of 
student, provides the perfect experimental conditions. Students can provide up through the experiment of 
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Fig.1 Pulse generating circuit
the writing of the free FPGA device interface chip for experiments. And in this aspect of the experiment, 
the connection by students and feet determine by themselves. The FPGA, and the original interface chip 
can jump line between through and plug in line, not the switch to the need of the students, also can shield 
off part of the FPGA. 4 Simplified Local Bus signals; take out the original 60 core signals in redundancy 
parts, the experiment case principle easier for students to understand.. 
With the exception of signal processing parameters (e.g., radar cross-section, Doppler spectrum, and 
range profile), kinematic parameters from sensor data processing, such as estimated position, velocity, 
and acceleration, may also be employed as features that can be used to enhance the effectiveness of target 
classification [5,11]. Interestingly, however, when a kinematic feature is used, the conventional Bayesian 
method fails to produce accurate classification results [12,13]. This problem has been solved with the use 
of a second-order uncertainty model such as that proposed in [14], which gives both a preferable 
description of the uncertain mapping from the feature space to the class space and a more practical 
method for calculating the class likelihood under a relaxed dependence assumption. After a discussion of 
the conventional Bayesian classifier in Section 2, we show in Section 3 that this problem can be better 
addressed by using the proposed Bayesian classifier, which updates the posterior probability of the target 
class using Bayes’ rule of conditioning, only the likelihood of these probabilities are reinterpreted as 
possibilities. Simulation results are given in Section 4, which demonstrate that the proposed Bayesian 
classifier outperforms the conventional Bayesian classifier. Section 5 concludes the paper. 
2. Circuit
Pressing the switch can produce a single pulse, and can provide to interrupt, the DMA, COUNTER: 
circuit, as shown in Fig.1. 
The two 74 LS393 offers all kinds of frequency division, which can access 4 MHz pulse, and output 
pulse needed, as shown in Fig.2. The 74 LS244 is as protection. Signals includes D0-D7 A0-A9 / IOR, / 
IOW, / MEMR, / MEMW T/C IRQ DRQ1 / DACK1 AEN, as shown in Fig.3. 
The 8251 as interface chip. By using the FPGA, serial port and 1488148 of the original 9 connection is 
disconnected now so that you can pick up the output signal directly FPGA. Is used to connect the line 
plug in the way  
By 8253 when the counter produces 8251 send and receive a clock, TXD and RXD linked. The circuit is 
shown in fig.5 
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Fig.2. Frequency division circuit
Fig.4 decoding circuit
Fig.3. Signal driving circuit 
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Fig.6 DMA circuit 
Fig.5 serial port 
Use the machine of internal DMA controller 8237 A-5 as interface chip. In 8237 A device inside the 5 
channel 1 realize TPC-1 device of 6116 (as peripheral expansion) and memory of the DMA transmission 
between. Experiment programming will be the start of the 60000 H memory 2 K bytes read the contents 
of the DMA mode to 6116 (memory- > peripherals), then will put the content such as 6116 to the DMA 
write way back to memory write 70000 H the start of the 2 K area (peripherals--> memory). The content 
of the transmission can be used to set up the DEBUG F command. The DMA request is executed by the 
press of 6116 next to the red button. Each press represents a DMA requests.  
The circuit is shown in fig.6 
When it is needed to write the FPGA in order to achieve a certain interface chip function, the chip will be 
chosen to the response signal FPGA tube feet. The VHDL program is corrected and verified. Through 
XILINX line the program will be downloaded to XC2S15. According to the XILINX burn software tube 
feet are attached. And then the corresponding experiment will be on 
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                              Fig.7       FPGA scheme
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